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FOREWORD
This report documents work performed b the Hughes AircraftP	 P	 Y	 g
f	 Company during the period of 1 October 1977 to 1 November 1978 for the
(	 NASA Lewis Research Center under Contract NAS 3-21045. The NASA Pro-
ject Manager was William T. Harrigill. The Program Manager at Hughes
Aircraft Company was Jack J. Kisch. Mr. Robert M. Martinelli was respon-
sible for the circuit design.
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ABSTRACT
A high frequency, multiple output power conditioner was developed
and breadboarded using an eight-stage capacitor diode voltage multiplier to
provide + 1200 Vdc, and a three-stage for -350 Vdc. In addition, two rectifier
bridges were capacitively coupled to the eight - stage multiplier to obtain 0. 5 a do
	
lr.'	 and 0. 65 a do constant current outputs referenced to +1200 Vdc. Total power
was 120 watts, with an overall efficiency of 85 percent at the 80 kHz operating
Ifrequency. All outputs were regulated to three percent or better, with com-
plete short circuit protection.
The power conditioner component weight and efficiency was compared
to the equivalent .four outputs of the 10 kHz conditioner for the 8 cm ion engine.
	
{	 Weight reduction for the four outputs was 557 grams; extrapolated in the same
3
ratio to all nine outputs, it would be 1100 to 1400 grams.
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1. 0 INTRODUCTION
Capacitor-diode voltage multiplier (CDVM) power supplies have been
Lused for many years, commencing with an 800 kV supply for an ion accel-
erator built by Cockroft and Walton in 1932. 1 Because of technology limita-
Li
CDVM circuits have been used primarily for high voltage, low current
applications. The use of CDVM circuits reduce the size of the high voltage
transformer and, in some cases, makes it possible to . eliminate the trans-
?-	 former entirely, resulting in a significant size and weight savings over
1	 conventional step-up transformer - rectifier - filter circuits. These advantages
would be of prime interest for space applications involving equipment
requiring high voltages at low currents.
Only recently, because of new technological developments, has the
CDVM circuit been considered for high efficiency, low weight power supplies
delivering a considerable amount of power. These developments have made
it possible to design CDVM converters with an efficiency comparable to that
of the more conventional transformer- rectifier- filter circuit, but with a
^.
	 significant weight saving. Major developments in the component field have
contributed to this possibility, two of which are: (1 ) the recent availability
t
of much faster switching diodes and transistors, allowing the converter to
operate at higher frequencies, reducing proportionally the total capacitance
required in the CDVM, and (2) the development of high power density capaci-
tors using dielectrics of polyvinylidene fluoride (PVF2) or polysulfone films
has resulted in a significant reduction in the size and weight of the CDVM
capacitors themselves. Based on the work of W. T. Harrigill and
I. T. Meyers 2, 3,4 of the NASA Lewis Research Center on CDVM converters
^w operating at 50 to 200 kHz, Hughes Aircraft, on a previous program, devel-
oped a 1200 Vdc, 100 W regulated output CDVM converter using the newly
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developed components noted above. Tests showed an efficiency in excess of
90 percent with a component weight of 197 grams. 5
Up to now, the development of CDVM power supplies has been con-
cerned only with a single voltage output; however, many applications require
several voltages. Rather than have a separate supply for each voltage, the
objective of this program was to develop the technology for multiple output
supplies which derive their voltages from taps in the CDVM network. Also, 	
a,
at times it is desired to reference these voltage outputs to potentials other
than ground. An additional objective was to demonstrate the weight savings
of operating the converters at frequencies in excess of 50 kilohertz to pro-
ject the potential advantages of a high frequency, multiple output CDVM based
design for applications such as the 8 cm ion engine.
A breadboard model of a multiple output CDVM power supply was
designed, fabricated, and tested, having two regulated output voltages refer-
enced to ground and two regulated output currents referenced to the output
voltages. Weight was under 200 grams with an operating frequency of 80 kHz.
Information derived from this model demonstrated that the use of the high
frequency technology could result in appreciable weight savings. For example,
a power supply based on the above results for the 8 cm ion engine could result
in a weight saving of 25 to 50 percent, while only reducing the efficiency by
1 to 2 percent as compared to the existing 10 kHz design.
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2. 0 CIRCUIT DESIGN CONSTRAINTS
^i
Two power supply designs are called out in the Statement of Work,
Appendix B. The Type I circuit is a single low-voltage, high current supply
biased at a high voltage by a CDVM supply, while the Type II consists of
t 1	 three power supplies operating simultaneously from the input of a CDVM.
^a
2. 1 TYPE I CDVM BIASED POWER SUPPLY DESIGN
A low voltage, high current regulated power supply biased at a high
voltage by a capacitor diode voltage multiplier as shown in Figure 2-1 was
designed to meet the constraints shown in Table 2-1. The design was based
on other NASA CDVM work, and present state-of-the-art. Short circuit
protection was required for both supplies. Pulse-width modulation was used
in a buck-boost circuit to achieve the desired regulation.
t
	
	 Performance of the Type I power supply was evaluated by building and
testing a breadboard circuit, which essentially met the requirements of
Table 2-1. A magnetic amplifier regulator circuit was substituted for the
t .'	 buck-boost regulator circuit for comparison of weight and performance trade-
_
	
	 offs. It was found that the snag-amp approach made the attainment of short
circuit protection much easier, at less weight and higher efficiency; however,
because of the desires to minimize magnetic components, and investigate new
r-
approaches, the decision was made to use the buck, or buck-boost circuits to
meet the regulation requirements. The breadboard for the Type I circuit is
f	 specified as a nondeliverable engineering breadboard.
^a
.r
j.1
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DUCK
LOAD
CIRCUIT	 I
Figure 2-1. Biased supply driven by CDVM.
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iInput Voltage 110 - 1.30 Vdc
CDVM Output 1200 Vdc	 16.7 - 67. 0 MA
Output Voltage Regulation *1 % 1
Output Voltage Ripple <1%  pp
Frequency > 50 kHz
Efficiency at Max Load yQO%
Biased Supply No. 1 Output 38 - 42 Vdc
	
100 - 650 MA
Output Current Regulation t3%
Output Current Ripple < 1% pp
Frequency > 50 kHz
Efficiency at Max Load >80%
Overall Efficiency at Max Load 88010
u
u
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2.2 TYPE II MULTIPLE BIASED POWER SUPPLIES
Based on the test results of the Type I power supply above, and the
previous NASA report s , multiple biased supplies driven by a CDVM are
shown in the block diagram of Figure 2-2. Table 2-2 below summarizes the
four output requirements.
Design of the +1200 Vdc and the -350 Vdc supplies were based on the
high frequency CDVM technology previously developed by Hughes under NASA
contract NAS 3-20111. 5 The two current regulated supplies were to be pulse
width modulated current regulators fed from voltage taps on the last stage
of the CDVM. The converter was short circuit protected for a single fault
or any combination of shorts across any supply output and its return or faults
connecting any two outputs together. The design goal for the efficiency of the
converter was to exceed 86 percent.
r' 9
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OC-OC	 ttz voc
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Figure 2-2. Block diagram, multiple output CDVM converter.
TABLE 2-2. TYPE II POWER SUPPLY REQUIREMENTS
Output Regulation Power Referenced to
+1200 Vdc t1010 $0 W GND
-350 Vdc f310 1. 75 W GND
+0.65 Adc *3% 26 W 1200 Vdc
+0.50 Adc f3% 12. 5 W -350 Vdc
2.3 CAPACITOR-DIODE VOLTAGE MULTIPLIER
2.3.1 Two-Phase Versus Sinale Phase CDVM
Two-phase capacitor diode voltage multiplier circuits were selected
for the +1200 Vdc and the -350 Vdc outputs. Simplified schematics for the
two supplies are shown in Figures 2-3(b) and 2-4 respectively. The two-phase
4
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LOAD
r
	
G	 Figure 2-3. Comparison of single phase and two-phase capacitor
	
11	 diode voltage multiplier circuits.
	
l	 +Vt
4	
—V2
Figure 2-4. Negative output CDVMI
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circuit was selected over the single phase because it was previously 	 ,s
demonstrated under contract NAS 3-20111 that the two-phase circuit has some
inherent advantages. Figure 2-3 shows simplified schematics comparing the
1200 Vdc single phase and two phase configurations. The multiplier parts
count is identical for both, but the two phase requires an additional set of
drive transistors and components. It is felt that the lower total capaci-
tance, improved efficiency due to lower rectifier losses and reduced output
ripple voltage and input ripple current (lower ,EMI) of the two-phase circuit
more than offsets the increase in drive components.
2, 3, 2 Description of Operation of Two-Phase CDVM
In general, a capacitor diode voltage multiplier circuit (CDVM) con-
sists of pairs of capacitors and diodes connected in sequence,which steps up
and converts an ac voltage to a do output voltage. This output voltage is a
fixed multiple of the peak-to-peak input voltage, depending on the number of
capacitor-diode sets.
Figure 2-3(a) demonstrates a single phase CDVM using 9 capacitor-
diode sets driven by a transistor chopper as an ac input source. The output
voltage of this circuit, assuming ideal rectifiers and ideal transistor
switches, is 9 times the input voltage. Figure 2-3(b) shows a two-phase
CDVM circuit with an identical do voltage output which was developed at
Hughes Aircraft.
Figure 2-5 demonstrates the operation of a two-phase CDVM circuit.
When the input to phase A is high, capacitor C18 in Figure 2-5(a) is con-
nected to the load through the output rectifier. The average current through
the rectifier (and capacitor) over a half cycle is equal to the load current.
In that same half cycle, the average current in C17 will be 2 times the load
current since it will carry the same current that flows through C18 in addi-
tion to the current that flows through CR8. The average currents through
the capacitors become progressively larger near the input terminal. In the
steady state condition, when phase A goes to zero and phase B goes high,
Figure 2-5(b), the average currents through the capacitors must be of the
same magnitude but in the opposite direction from the previous half cycle.
t
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Figure 2-5. Current paths in a two-phase CDVM. E
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Figure 2-6. T,pical transistor
currents.
Input inductors are employed in series with each phase of the CDVM
to improve the efficiency of the circuit. In general, the inductor values are
selected to resonate with the CDVM capacitance at the switching frequency so
that the peak current will be minimized and the current will be nearly zero
when the transistor switches. Figure. 2-6 demonstrates typical CDVM input
currents when the inductor values are properly chosen.
+v
13 ---
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2.4 REGULATION
Under the previous contract NAS 3-20111 mentioned above, it was
demonstrated that the output voltage of the CDVM could be regulated in a
closed loop fashion. Given a dual input voltage to the transistor chopper of
+V l and -V2 , the latter instead of ground as shown in Figure 2-7 in the ideal
case where rectifier and transistor forward voltages are assumed to be zero.
the average output from the CDVM will be approximately 8 (V 1 + V 2 ) + V1.
If the output voltage is sensed and used to control only the negative input
voltage to the transistor chopper, the average output voltage from the CDVM
can be controlled as accurately as the sensing circuitry allows.
2-8
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Figure 2-7. Two-phase CDVM regulation technique.
2.5 SHORT CIRCUIT CURRENT LIMITATION
To protect the components in the CDVM in the event of a short circuit
on the output, some form current limiting must be applied. In this application
it was previously decided to sense the output current and inhibit drive to the
transistor bridge circuit if the output current exceeded some maximum limit.
However, if a sudden short were applied to the output, the resulting peak
currents due to the CDVM capacitors rapidly discharging might be sufficient
to damage the diodes and capacitors, even if the transistor turned off
immediately. An inductor in series with the CDVM output was used to limit
the peak currents. With the proper value of inductance, the discharge of the
CDVM stored energy can be controlled to acceptable limits.
Selecting the allowable peak current Ip , with the known capacitor
voltage V in, and the total capacitance CTOT' the minimum inductance was
calculated. The peak current in the inductor occurs when all of the stored
energy in the CDVM has been transferred to the inductor. The total energy
stored in the CDVM capacitors is
2
E	
1
c 2 C TOT Vin
ti
Vr Ell	 2-9
EL	 I .L Tp2	 Ec
12
L	
= 
Ec 	 2 CTOT Vin
min	 112	 112
2 p	 2 p
2
L	
= 
CTOT Vin
min	 1 2p
to limit the peak currents in the CDVM to Ip.
2.6 VOLTAGES REFERENCED TO OTHER THAN GROUND
If a do voltage referenced to the output of a CDVM is required, it is
possible to provide a voltage tap in the following manner. Figure 2-8 shows
two rectifier bridges, one directly connected to the ac source, the other
connected through capacitors. The voltage V I is equal to the peak ac voltage.
As long as capacitor impedances at the source frequency are significantly
lower than the load resistance, the do voltage V 2 across the load R2 , will be
equal to the peak ac voltage. Since the coupling capacitors block dc, V2
can be referenced to V I by the connection shown as a dashed line.
This same principle may be applied to CDVM design. The ac voltage
supplied through the CDVM is capacitively coupled to a bridge rectifier cir-
cuit as shown in Figure 2-9, where CR1 through CR4 are the bridge rectifiers
while Cl and C2 are the ac coupling capacitors. As shown in the figure,
there are two outputs, V 01 , a high voltage output referenced to ground, and
V 02 , a low voltage output referenced to the high voltage output.
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CAPACITIVELY COUPLED
BRIDGE RECTIFIER
4
+i
T'
Figure 2-8. Direct and capacitively coupled bridge rectifiers
driven by common circuit.
+v_
v02
v01
Vol n s ivt +v2) + v1
v02NVI+V2
Figure 2-9. DC isolation of bridge rectifier connected
to CDVM output,
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Figure 2-10. Buck-Boost regulator.
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2.7 CONSTANT CURRENT REGULATED SUPPLIES
(]^	 According to the statement of work, the supplies referenced to
1200 Vdc are constant current, regulated pulse width modulated converters
as shown in the block diagram of Figure 2-2. Two basic configurations were
considered: a buck-boost regulator and a buck regulator. A design compari-
sU. on between the two configurations was initiated to determine the circuit
which would be employed in the converter design. Figures 2-10 and 2-11
demonstrate the basic circuit topologies of two configurations. Table 2-3
shows a weight comparison of the two circuits. The two concepts have
U
' basically the same number of circuit elements. The only major component
difference is the output capacitor C4. The buck regulator output capacitor
only has to filter the ac current in the inductor while the buck-boost output
capacitor must supply load current while the transistor switch is ON. As a
result, because of the larger size of the capacitor required in the buck-boosts	
circuit the buck regulator will be lighter in weight.
^f
s
r^
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L1
C2
CR/ CRE
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TO -{
COW	 CR4
TAt	
----qC2.
CR3
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CRS	 Vo
RSENSE	 TO
12M V Dc
♦12V
CONTROL AND
DRIVE
CIRCUIT
-12V
Figure 2-11. Buck regulator.
TABLE 2- 3. WEIGHT COMPARISON
Buck Regulator Buck- Boost Regulator
Weight (Grams) Weight (Grams)
Power Stage
L1 26 (22 mm pot core) 26 (22 mm pot core)
Cl. C2. C3 6 (1 µf,	 150 V) 6 (1 µf,	 150 V)
C4 2 (1 µf,	 150 V) 20 (15 µf.	 150 V)
Q1 13 (2N6579) 13 (2N6579)
CR1 5 (3FF50) 5 (3FF50)
Modulator Circuit
1 Drive Xfmr 10 (18 mm pot core) 10 (18 mm pot core)
Misc. Circuitry 20 20
:02  Vdc Supplies
1/2 Xfmr 8 (14 mm pot core) 8 (14 mm pot core)
Misc. Circuitry 5 5
Total Weight 95 Grams 113 Grams
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In addition to less weight as shown in Table 2-3, the buck regulator
has a higher efficiency than the buck boost regulator as listed in Table 2-4,
which indicates that the buck regulator has an overall advantage. The buck-
boost losses will be higher due to the larger currents and voltages associated
with the switch transistor 01 and the commutating rectifier CRS.
TABLE 2-4. EFFICIENCY COMPARISON OF BUCK
AND BUCK-BOOST REGULATORS
Buck Regulator
Losses, Watts
Buck-Boost Regulator
Losses, Watts
Switching (Q1) 1.22 2.22
Rectifier (CRl - 4) 0.32 0. 32
Transistor Fwd (Q1) 0.08 0.13
Rectifier Fwd (CR5) 0.34 0.45
DCR (L1) 0.21 0.21
Drive Power 0.26 0.26
*12 VDC Power 0.18 0.18
Total Losses 2. 61 3.77
Efficiency (Po = 26 W) 90.9% 87. 3%
Since the buck regulator is more efficient and weighs less, it is
clearly the choice for this application.
i
i
6
r
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3. 0 FINAL CIRCUIT DESIGN
(1
Figure 3-1 shows the overall block diagram and Figure 4-9 the
complete schematic of the breadboard circuit designed and fabricated to meet
the Statement of Work requirements in Appendix B. An 80 kilohertz ac volt-.
age generated by a two phase transistor chopper is fed into two CDVM cir-
cuits; one producing +1200 Vdc and the other -350 Vdc. Regulation of the
+1200 Vdc supply is performed by a 160 kilohertz boost-add converter which
` supplies a negative voltage to the transistor chopper.!	 PP ^	 g	 g	 PPRegulation of the8
-350 Vdc supply is accomplished by a linear dissipative regulator. Two buck
regulator circuits are ac coupled to the +1200 Vdc CDVM circuit to regulate
the +0. 65 Adc and 0.5 Adc constant current supplies, respectively. An aux-
iliary do-dc converter generates ±12 Vdc bias voltages for the control and
drive circuitry in the various supplies.
3.1 TWO-PHASE TRANSISTOR CHOPPER
The two-phase transistor chopper shown in Figure 3-2 operates at
80 kilohertz. During one-half cycle, Q1 and Q4 are driven ON while 02 and
Q3 are held OFF. In the following half cycle Q2 and Q3 are turned ON while
L2
	
Q1 and Q4 are OFF. It is extremely important that Q1 and QI.. (or Q3 and Q4)
 are never ON at the same time. Since the transistor storage time could
I	 represent a large percentage of a half cycle, Baker diode clamps have been
employed to prevent the transistors from saturating. The drive transformer
uses proportional current feedback windings to provide adequate base drive.
The drive circuit for the chopper is shown in Figure 3-3. A single
integrated circuit (Motorola MC 3420) generates the two-phase drive signals
as well as providing the 160 kilohertz ramp used in the boost-add pulse-width
modulation circuit. The drive voltages to 01 and Q2 (V DI and VD2'
i.`
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Figure 3-2. Two-phase transistor chopper.
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respectively) are shown. When VD1 and VD2 are both high, Q  and Q2 are
both turned ON which effectively shorts out the voltage on the drive trans-
former and turns OFF all four transistors in the two-phase chopper. When
only VDl is high, a voltage is applied across the primary of the transformer
which causes chopper transistors Q2 and Q3 (Figure 3-2) to be ON. When only
VD2
 is high, Q1 and 04 of the transistor chopper are turned ON. A signal
from the 1200 Vdc overload protection circuitry causes both Q5 and Q6 in
Figure 3-3 to be continuously turned ON, turning OFF all transistors in the
chopper.
i	 3.2 TWO-PHASE 1200 VDC CDVM
,^ I
Figure 3-4 shows the two-phase 1200 VDC CDVM including the low
voltage tap points referenced to +1200 VDC. Each capacitor in the 8 stage
CDVM is a 2 µf, 200 V capacitor. The capacitors which ac couple the CDVM
voltages to the bridge rectifiers are 1 µf, 200 V capacitors. The resistors
RS1 and RS2 are used to sense the return currents from the low voltage loads
to control the pulse width of the current regulator switches.
C1	 C 	 C f	 Cf	 Cy	 Cf Cf	
Cf - Z Of, ZOOV
CZ - 1 of, 2W	 ..
I	 ^
^.	 Figure 3-4. +1200 Vdc CDVM including voltage taps.
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The 1200 VDC regulator (Figure 3-5) consists of a control amplifier,
pulse width modulator, a transformer isolated negative supply and an LC
filter which controls the negative supply input to the transistor chopper.
If the output voltage is initially above the nominal setpoint, the control
circuitry will cause the pulse width to decrease. With the switch, Q1, ON
for a shorter period, the average magnitude of the voltage into the LC filter
will decrease. The output voltage from the filter will then become less
negative resulting in a lower voltage on each capacitor in the CDVM.
Finally, the output voltage will be reduced until the error between the do
voltage fed back to the control amplifier and the reference is reduced to
zero. A schematic of the control amplifier and pulse-width modulator is
shown in Figure 3-6.
...
Figure 3-5. 1200 Vdc regulation approach,
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Figure 3-6, Control amplifier and modulator.
As previously described in 2. 4, short circuit protection requirements
dictate the need for an output inductor and current sensing circuit. The
output inductor has been designed to be approximately 0, 3 mh during short
circuit conditions. The resultant peak current is limited to 46A in the output,
or 23A in each rectifier string which is a safe limit for the rectifiers con-
sidering the short duration of the current pulse.
A current sensing circuit has been designed as shown in Figure 3-7,
which will turn off the drive current to the transistor chopper for approxi-
mately 1 ms when an overc«rrent occurs on the 1200 Vdc output. The load
current is returned to ground through a 20 sense resistor, R6. When a load
fault occurs, transistor Q1 turns on and discharges the voltage on capaci-
tor C2. When the voltage on C2 falls below the reference voltage (VR1 ),
the output of the comparator U1 goes low and disables the drive circuit.
When the load current decays below the trip point, Ql turns off and C2 begins
to recharge. When the voltage on C2 becomes greater than the reference
voltage, the drive circuit is allowed to function until the output current again
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Figure 3-7. Short-circuit sensor.
exceeds the trip point. If the circuit is operating into a continuous short,
the circuit will recycle once every millisecond until the short is removed.
3.3 -350 VDC CDVM
The -350 Vdc supply consists of a three stage CDVM and a linear
regulator circuit. Figure 3-8 demonstrates the basic regulation technique.
The output voltage from the CDVM is equal to the sum of series capacitor
voltages and the negative supply voltage. The voltage on the first capacitor
stage is equal to the input voltage minus the linear regulator voltage. The
aU
N
1
i
i
R	 _P
s
r
{	 k
3	 ^	 '
x
V,
-v2
VO - -2 (V1 + V21 - V2 - IV I - VREG)
- -3 (V I + V2) + VREG
Figure 3-8. -350 Vdc CDVM regulation approach.
capacitors in the following stages have the sum of V 1 + V2 across them.
The resultant output voltage is then:
V  = -2 (V 1 + V2) - (V 1 - VREG) - V 1
= -3 (V 1 + V2 ) + VREG
As V1 And V2 vary, the linear regulator adjusts VREG to maintain the constant
output voltage. Figure 3-9 shows the details of the regulation circuit.
Short circuit protection is accomplished by L1, L2, and L3. The
output inductor, L1, limits the peak instantaneous current during a fault.
It can be shown that if there is a constant short across the -350 Vdc
output, the equivalent circuit of Figure 3-10 is applicable.' The short cir-
cuit output current will be the sum of the linear regulator maximum current
(11 ma) plus 1 /4 the peak - to-peak ac current in the inductors. As V2
approaches 0 Vdc, the peak inductor current will approach zero. Therefore,
the worst case short circuit current will occur when the negative supply is
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operating at its maximum magnitude. The maximum peak-to-peak inductor
current is approximately
0.5 V 2 ( max)
	
ILA 
P- P) _	 L	 ton
	
_	 0.5 (40)
	
1	 1
_
1.0x 10 80x1037r
i	 = 0.125 A
The total short circuit current is then
4 IL	+ 0.011 A = 0. 042 AdcP-P
Therefore, if a continuous fault occurs, inductors L2 and L3 limit the output
current to an acceptable level.
3.4 BUCK REGULATOR CIRCUIT
Two current-regulated supplies are referenced to the +1200 Vdc out-
put. These supplies are identical buck regulators with current ranges of
0. 10 to 0.50 Adc and 0. 10 to 0.65 Adc. The buck regulators are capacitively
coupled to the CDVM as previously discussed in 2.4.
As shown in Figure 3-7, the current sense resistor, R 6 , has essen-
tially the same current flowing through it as the filter inductor, assuming
that the currents in the control circuitry sensing lines are insignificant. If
the regulator circuit causes the average inductor current to remain constant,
the load current will be constant. The output capacitor will filter the ac com-
ponent of the inductor current so that the load current will be primarily dc.
The buck regulator control and drive circuitry is shown in Figure 3-11.
The control amplifier U1 compares the voltage across the sense resistor,
R10, to an adjustable reference voltage across R11. The control amplifier
output is buffered by a transistor, Q1 , which prerents the input to the com-
parator, U2, from going below the signal return. Since the ramp input to
L
U
.t
Tt
1 µf s 1
Rs
2.2 K s CI
U2
7 s 2
111
2
1 4
C7 4
1s00
M CO
0.47 µf 3
CRs
1MEW
	
FROM
LOAD
0.2 RETURN
RIO
Cs
0.47 TO
T hf INPUT
RETURN
TO s0 KM2
OQUARE WAVE,
f'
4
A	 ^:
L4
1
k
,-.a
r
V
F
R4 1 s1 R.1sOK	 as
R1
1K	 2 L
R2	 2 1
1K	 4
R2	 33
4.MK 1% Ma
VRi
IN 027
VR4	 me
63125 01
0-
1s VOC
POT
100 all
4
VOC
220 Pf
R7
s
s	 /0 K
2N2s07
0.1 Id
^r a
0.1 Id
as
M
3.9 K
Figure 3-11. Buck regulator control and drive circuit.
UZ swings symmetrically about the signal return, the maximum duty cycle
will be 50 percent. As a result of the comparison between the control ampli-
fier output and ramp, U2 produces a pulse width modulated signal which is
used to drive the transistor switch through the drive transformer, Tl.
Short circuit protection is easily accomplished since the supply
already regulates current. As long as the circuit responds rapidly enough
to prevent large transient currents in the transistor, no additional short
circuit protection is required. In this particular application, the response
of the control circuit will prevent the transistor current from exceeding
1.0 A during a load fault.
3.5 t12V DC-DC CONVERTER
Two isolated 12 Vdc supplies are required to provide bias power for
ground referenced supplies and 1200 Vdc referenced supplies. Total power
requirement are approximately 3 watts. Figure 3-12 is a simplified
schematic of the *12 Vdc do-dc converter. The drive signal generator
4
3-12
tz VOC
:ta VOC
Pon
BUCK
Ld± I REOs
3
i
t	 ^
Eft
t ^#
i
1	 i
i
1
I	 ^
^	 f
i
}
t
Ji
^s
0
u
u
u
♦12 VOC
TO OUTPUT
OF DRIVE
CIRCUIT
Figure 3-12. t12 Vdc do-dc converter.
(Figure 3-3), operating at 60 kilohertz drives the circuit. One of the
+12 Vdc supplies is referenced to ground and provides bias power for the
+1200 Vdc drive and regulator circuits and the -3S0 Vdc regulator circuit.
The *12 Vdc outputs are referenced to +1200 Vdc and provide bias power
for the two buck regulator circuits.
3.6 SHORT CIRCUIT PROTECTION
Each of the supplies are capable of withstanding a continuous short
across the output terminals. However, the converter must also survive when
any output terminal is shorted to output return or any two outputs are shorted
together. Figure 3-13 demonstrates the added circuitry necessary to protect
for these various modes.
When the two buck regulator outputs are shorted together, the regu-
lators still supply a constant current, therefore, no added circuitry was re-
quired. Shorting one of the buck regulator outputs to ground forward biases
the diode across the output capacitor and effectively applies a short across
both the 1200 V supply and the buck regulator. The 1200 V overcurrent
protection circuitry turns off the drive to the transistor chopper and protects
3-13
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Figure 3-13. Short circuit protection.
all of the components. A short from either the buck regulator output or from
the 1200 Vdc output to the -350 Vdc supply causes the rectifier across the
-350 Vdc output capacitor to be forward-biased, routing the short circuit
current through the 1200 Vdc current sense resistor.
3.7 CONVERTER EFFICIENCY
The overall efficiency of the converter at 120 Vdc input and full load
is calculated using the model of Figure 3-14. The main converter consists
of the 12 Vdc do-de converter, two-phase transistor chopper, +1200 Vdc
CDVM, and boost-add regulation circuits. The power processed by the other
supplies must first be processed by the main converter. The projected
efficiency based on the model was 85 percent.
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Figure 3-14. Efficiency calculation block diagram.
The main converter ( except for the t12 Vdc inverter) was previously
developed on a former NASA contract s . Figure 3-15 summarizes efficiency
measurements made on the original engineering breadboard designed and
fabricated on the previous contract. From this curve, the efficiency for
processing 100 watts at 120 Vdc input was approximately 91 percent.
Measurement of the same basic supply after adding the separate *12 Vdc
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Figure 3-15. Efficiency of CDVM power supply,
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DC-DC converter and some additional fault protection circuitry resulte
an efficiency of 90. 3 percent.
The projected buck regulator efficiency for the two cases is sum-
marized in Table 3-1 with the applicable equations used to calculate the losses
given in Appendix A.
TABLE 3-1. BUCK REGULATOR POWER
DISSIPATION SUMMARY
Symbol
12. 5 W, 0. 50 A
Supply, Watts
26W, 0.65 A
Supply, Watts
Switching (Q1) PSW 0.84 1.09
Rectifier (CR1 - 4) P (CR1 - 4) 0.21 0.44
Transistor Fwd (Q-1) PFWD 0.09 0.19
Rectifier Fwd (CR5) P (CR5) 0.10 0. 16
DCR (L1) PLl 0.12 0.21
Drive Power PD 0.13 0. 26
*12 Vdc Power PBIAS 0.18 0.18
SC Inductors '" 't PDCR 1.00 1. 69
Total 2.67 4.22
Efficiency 82.0% 86.0%
Does not include additional losses in the main bridge or CDVM.
Test data from breadboard.
The losses associated with -350 Vdc CDVM and regulator (excluding
losses in the transistor chopper) and main bridge circuit are summarized in
Table 3-2. The linear regulator contributes the largest single loss term.
TABLE 3 -2. CDVM AND MAIN BRIDGE
DISSIPATIONS
+12 Vdc Bias Power	 0. 072 W
Voltage Sense Divider	 0. 062 W
Reg Transistor (Q1)	 0.350 W
Total	 0.484 W
1.75
1.75 + 0.484 ° ?8. 3%
In general, V 1 + V2
 is approximately 140 Vdc. The transistor (
ure 3-9) must then support 70 Vdc (3 x 140 - 350 Vdc) with 5 rr
through it. Because of the low output current (0. 005 A max.) th
the CDVM rectifiers and capacitors are not very significant and have been
ignored.
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4.0 BREADBOARD FABRICATION AND TEST RESULTS
A breadboard was fabricated using the circuit design described in
Section 3. Careful layout of the individual circuit cards in the final assembly
was required to avoid potential noise problems. Figure 4-1 is a photograph
of the deliverable assembly, and Figure 4-9 at the end of this section is the
complete schematic. Following assembly, the breadboard was extensively
tested to demonstrate conformance with the design requirements. The data
and results are described below under appropriate headings.
4.1 TEST SETUP
Figure 4 - 2 shows the test setup used to measure the efficiency and
regulation of the CDVM converter. When using a digital voltmeter to mea-
sure input power, it is necessary to filter out the high frequency ripple to
prevent erroneous data. A 3.2 mh inductor and a 6000 µf electrolytic capa-
citor input filter were used during efficiency and regulation tests.
All shunts were initially checked by putting a test current through all
three shunts simultaneously and measuring the voltage across them. It was
found that the shunt voltages were accurate to within 0. 1 percent of the ex-
pected values, based on the respective ratings.
The test equipment types are summarized in Table 4-1, Transient
`	 response measurements used a Tektronix 7000 series oscilloscope and a
i
Tektronix P6042 DC current probe. Transient load tests used either a high
voltage relay or a knife switch to connect a resistor in parallel with the mini-
mum load.
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TABLE 4-1. TEST EQUIPMENT LIST
M1	 Polyranger Model C Combination 4C
M2	 Polyranger Model C Combination 4C
M3	 Polyranger Model C Combination 2C
M4	 Polyranger Model C Combination 2C
M5	 Hewlett Packard, Model 3460E
RDIV. John Fluke Mfg. Model 80E
RS1	 2A, 50 mV Shunt (t0. 5 percent)
RS2	 0.5000 t 0. 1 percent Shunt Resistor
RS3	 2.000 f 0. 1 percent Shunt Resistor
4.2 EFFICIENCY
Resistive loads were connected across the four outputs to obtain the
nominal power dissipation at nominal voltages or currents. In the case of
the two current supplies which were biased off ground, less precise analog
meters which could have both terminals high with respect to ground had to
be used instead of digital meters, resulting in less accurate calculation of
power dissipation.
Current and voltage readings for both inputs and outputs were taken,
and their respective products gave the values of power input and power out-
put, for three input voltages as shown in Table 4-2. The overall efficiency
is essentially constant at 84 percent which is slightly less than the design ob-
jective of 90 percent given in Appendix B.
TABLE 4-2. EFFICIENCY AT RATED LOAD
VIN PIN POUT 71
110.0 VDC 144. 1 W 121.0 W 84.0%
120.0 VDC 143.0 W 120.9 W 84.5%
130.0 VDC 142.7 W 120.8 W 84.6%
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4.3 REGULATION
Table 4-3 shows the AV  or DIo for minimum to maximum load changes,
and the calculated percent change. No change in voltage or current, respec
Lively was measured for the +1200 V and 0.65 A supplies. The -350 Vdc
supply, which uses a dissipative regulator shows the maximum of 0.92 per-
cent change for a 5 to 1 load change. A 2.5 change of load produce a 0.6 per-
cent change in the 0.5 Adc constant current supply; although not tested, it
could be assumed that a larger load variation would result in a greater output
current change, but still well within specification requirements.
At constant load, the output voltage/current changes of the four sup-
plies were measured at the nominal input of 120 V and t10 V variations. The
results are shown in Table 4-4. Here only the two current supplies employ-
ing buck regulators showed any significant changes.
In summary, the 1200 Vdc supply output changes were less than 0. 1 per-
cent for line and load variations. The -350 Vdc supply was insensitive to line
changes but varied approximately 0.9 percent from minimum load to full load.
Both buck regulator outputs varied by less than 1.7 percent for line and load
variations. The supply met all of the specification requirements for
regulation.
4.4 RIPPLE VOLTAGE/CURRENT
Figure 4-3 shows the ripple on the 1200 V output with the buck regu-
lators operating at full load and turned off. The 1200 V output alone has a
5 V pp, nominal second harmonic of 200 kHz ripple, increasing to 12 V pp
TABLE 4-3. OUTPUT CHANGES WITH RESPECT TO LOAD CHANGES
Supply APL AVo or AIo % Change
1200 Vdc 20 W - 80 W 0.0 V 0.0%
-350 Vdc 0.35 W - 1.75 W 3.25 V 0.92%
+0.65 Adc 24.7 W - 28.6 W 0.000 A 0.0%
0.50 Adc 5 W - 12.5 W 0.003 A 0.6%
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TABLE 4-4. OUTPUT CHANGES WITH RESPECT TO
INPUT VOLTAGE CHANGES
"n,
1200 Vdc
Output
Voltage
-350 Vdc
Output
Voltage
0. 65A
Output
Current-
0. 5A
Output
Current
110 Vdc 1200. 3 Vdc -352.7 Vdc 0.649 Adc 0.502 Adc
120 Vdc 1200.4 Vdc -352.7 Vdc 0.649 Adc 0. 505 Adc
130 Vdc 1200.4 Vdc -352.7 Vdc 0.652 Adc 0.500 Adc
Maximum 0.1 Vdc 0.0 Vdc 0.003 Adc 0.005 Adc
Output
Changes
% Change 0.00% 0.00% 0.46 0 1.00%
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Figure 4-3. 1200 Vdc output ripple
voltage.
with both buck regulators operating at full load. Also both curves can be
seen to have a high frequency noise burst occurring; every half cycle of the
fundamental 100 kIlz oscillator frequency. The peak-to-peak amplitude to
this noise burst seems to increase in proportion to the increase of 200 kHz
ripple.
Ripple on the outputs of both buck regulators is shown in Figure 4-4.
The second harmonic amplitude is very lo,.%-, but the noise bursts from the
1200 V supply, to which these buck regulators are referenced to, appear
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r	 current.
1 l	 to be about 10 n1A pp, %%hich is sunlcv hat greater than the 1 percent of full
LIoar] current sp(•cificd. I- ime did wo allow the determination of the source of
these noise bursts, which appear to he an anomaly rather than an inherent
jcharacteristic of the multiple output CDVM being investigated.
I	 4.5 TRANSIENT RESPONSE
L,
Measurements of the transient response of each of the power supplies
were made for step application and removal of rllaxiML1111 load to the minimum
^ JI	 load, at mininitim and maximum input voltages, respectively. For example,
y '	 making a step change in load from 80 W to 20 W on the 1200 V supply with
h.	 130 V applied. Figure 4-5 shows a transient peak of 15 N', at 0.4 millisecond
with a total duration of the transient of 1.0 milliseconds before the voltage
level returned to nominal. No o% crshoca appears, indicating that the regula-
tor is overdampcd. A step application of load of an identical range, at
110 Vdc input, c aused a 12 V drop transient of similar %%aveform as above.
Figure 4 - 6 for thc• -300 Vdc supply shows about a 5 volts change in
the amplitude clue to step changes in load between 1.78 and U. 35 watts. The
settling time is about half that of the 1200 V supply, estimated to be about
0.8 millisecondb, but is appreciably underdanlped as can he seen by the series
of overshoots.
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Figure 4-n. -350 Vsic transient response,
•
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The 0. 5 A transient responses for step coverage in load resistances
are shown in Figure 4-7. For a 2.5 step change in load, the transient re-
sponse is underdamped settling in about 0.8 millisecond.
{	 A much smaller step load change, about 16 percent, was applied to
J	
the 0. 65 A buck regulator, with the response waveforms shown in Figure 4-8.
!^ +	 Although difficult to read through the noise, it appears that the response is
1	 slightly underdamped. Whether or not a larger change would reveal a defi-
nite underdamped condition was not determined.
Figure 4-7. +25, U. 5A buck regulator transient response.
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Figure 4-8. +40 Vdc, 0.65A buck regulator transient response.
The concern of damping in regulators is that certain types of
continuing load changes could cause an oscillatory condition to occur which
would be highly undesirable. Load dynamic characteristics must be taken
into account when matching a multi output power supply to an interrelated
load system.
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4.6 WEIGHT SUMMARY
The final component weight summary shown in Table 4-5, is 527 grams
(1.2 lbs). The two buck regulator supplies are 77 gms each which is less than
the specification requirement of 80 gms. The weight of the 1200V CDVM will
be 83 gms less if the higher density capacitors, and MJ7161 transistors
rather than the ZN6579 transistors are used. The original design was based
on these two components but anticipated procurement delays necessitated
substitution of commercially available ones.
TABLE 4-5. FINAL COMPONENT WEIGHT SUMMARY
1.	 1200 Vdc Supply
*CDVM 94.6
"Bridge 68.2
Drive 25.4
Boost 43.2
Control and Short Circuit
Protection 18.2
249.6
2. -350 Vdc Supply
CDVM	 22.4
Regulator	 5.6
Short Circuit Protection	 18.2
46.2
3. Buck Regulator Supplies
	 77.4
X2	 154.7
4. 12 Vdc Inverter	 76.4
Total	 526.9
`Weight is based on commercially available capacitors.
weight = 57. 3 grams
"Uses 2N6579 transistors rather than MJ7161.
weight = 26 grams
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Uk 5.0 POWER PROCESSOR ASSESSMENT
A study was performed to compare the multi-output CDVM power
supply operating a 100 kHz with an existing 8 cm ion engine power processor
unit (PPU) designed for 10 kHz. Table 5-1 lists the nine outputs of the 8 cm
ion engine PPU. The breadboard CDVM fabricated under this contract had
^uttvra similar to the last four supplies: screen, accel. , main discharge,
and neutralizer keeper. However, ion engine operating procedures impose
addAlonal constraints; for example, it is necessary to turn on the main dis-
charge and neutralizer keeper supplies before turning on the screen and accel. ,
supplies. With the breadboard design, all four supplies came on simultane-
ously. Figure 5-1 and 5-2 show the partial block diagrams of the existing
PPU design and a CDVM based PPU design, respectively, which perform simi-
lar functions and can be turned on sequentially as required by the ion engine.
5.1 PPU DESIGN CONSTRAINTS
The existing PPU design has an input filter which filters the 70 Vdc
input power. The output of the filter feeds a line regulator, screen supply
and discharge supply. The line regulator, a buck type, supplies 48 Vdc
power to the distribution inverter which in turn supplies 96 Vac 10 KHz power
to the main keeper, accel. , and various mag amp/saturable reactor supplies
(not shown). The screen and discharge supplies are pulse-width modulated
transformer coupled do-dc converters. The main keeper is a mag-amp,
current regulated supply.
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TABLE 5-1. 8 cm THRUSTER POWER PROCESSOR SUPPLY SPECIFICATIONS
Supply
Maximum
Power
Nominal
Power
Regulation,
V or I & *476
Output
Reference
Potential
Type Control
Input
1.	 Main 6 V at 3 A 5 V at 2 A I,	 5 Space- 1 variable
vaporizer craft reference
2.	 Main cathode 8 V at 4 A 6 V at 3 A I,	 5 Screen 8 setpoints
heate r
3.	 Main keeper 25 V at 15 V at I,	 3 Screen 4 setpoints
0.5 A 0. 36 A
4.	 Neutralizer 4 V at 2 A 2 Vat l A I,	 5 Space- 1 variable
vaporizer craft reference
heate r
5.	 Neutralizer 8 V at 4 A 6 V at 3 A I,	 5 Neutra- 8 setpoints
cathode lizer
he ate r common
6.	 Neutralizer 25 V at 20 V at I,	 3 Neutra- 4 setpoints
keeper 0.5 A 0 . 36 A lizer
common
7.	 Main 42 V at 40 V at I,	 3 Screen 1 variable
discharge 0.65 A 0. 5 A reference
8.	 Screen 1200 V at 1180 V at V, 1 PPU Single setpoint
0. 065 A 0.055 A common
9.	 Accel. - 350 V at - 300 V at V,	 1 PPU Single setpoint
0.005 A 0.001 A common
N
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If VAC
20 kHz
	
120 VINPUT	 LINE
	
FILTER	 REGULATORfSucK)
70 VOCFILTERED
10 kHe	 t VAC 10 kHz	 SCREEN	 +1400 VOC
DOT
	
SUPPLY
INVERTER	 VAC	 10 kHz
kHz
DISCHARGE
SUPPLY	 +1200 VDC10 kHz	 +1240 VDC
O." ADC
MAIM KEEPER
SUPPLY
	 VOC
^"1226
.EO ADC
ACCEL
SUPPLY	
-M VDC(LINEAR 
Rio♦ DC-DC CON V )
TO OTHER
SUPPLIES
Figure 5-1. Partial block diagram of existing 8 cm ion engine PPU.
TIMING
40 kHz
LINE16 VAC
70 2 10 VDC	 INPUT
	
REGULATOR	 00 kHz	 00 kHzSo
FILTER	 I600ST)	 OISTRIOUTION	 VA<
40 kMz	 INVERTER	 Nk^
114-114 V
CDVM
SCREEN N200 VOC
SUPPLY
ISO kHz)
DISCHARGE
SUPPLY
ISO kHz ♦1100 VOC
MAO AMP) +1240 VOC
0.66 ADC
MAIN
KEEPER
(00 kHz
MAP AMP) +1116 VOC0.60 ADC
CDVM
ACCEL	 -400 VOC
SUPPLY
Figure 5-2. Partial block diagram of CDVM 8 cm ion engine PPU.
The high frequency CDVM based PPU design employed an input
filter as before but followed by a boost converter preregulator operating at
40 kHz. Its output would be controllable over a narrow range, such as 114
to 126 Vdc. Voltage feedback from the 1200 Vdc CDVM output would con-
trol the regulator output so that the 1200 Vdc output would be regulated
within the required 1 percent. The boost line regulator output would also
drive a distribution inverter operating at 80 kHz. The distribution inverter
would supply 15 V 80 kHz ac voltage to the CDVM screen supply, CDVM
accel. supply, discharge and main keeper supplies, and 60 V, 80 kHz to the
last three. A timing generator provides 160 kHz to the distribution inverter
and CDVM screen supply, and 40 kHz to the boost line regulator.
Figure 5-3 is a schematic of a mag amp supply which was built to
demonstrate feasibility of an 80 kHz circuit, and then was tested for regu-
lation and efficiency. Output current regulation for the load and line
5-4
•	 CM
T2	 •
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•	 COM2
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_.r
On V
Figure 5-3. Magnetic amplifier current regulator.
conditions described in the specification for the discharge supply was within
fl percent at room temperature. The measured efficiency including the
transistor chopper was 85 percent.
5.2 WEIGHT COMPARISON
Weight of the mag amp circuit, not including the transistor chopper
(transistor chopper is included in the distribution inverter) is 80 grams total
as shown in Table 5-2. This design was then used as a basis of comparison
with the existing PPU in Table 5-3, which shows a component weight com-
parison for the four main output supplies, the distribution inverter, and line
regulator. The high frequency design reduces the component weight by
557 grams or 42 percent. If comparable weight savings occurred as a result
of extending the high frequency technology to the remaining supplies, one
might expect a 42 percent maximum weight savings.
The weight of the packaged 8 cm design is approximately 6 kg (13 lbs).
Based on previous experience at Hughes, the 557 grams of component weight
savings for the four supplies listed in Table 5-3, in proportion would extrapo-
late to a packaged weight savings of 1100 to 1400 grams (2.4 to 3. 1 lbs) for the
total high frequency PPU. If the remainder of the supplies had no weight
5-5
i..
WT	 J
(grams)
Power Stage
Ll (18 MM Pot Core)	 14
T1 (2, 52056 - 1/2 D Cores)	 28
T2 (18 MM Pot Core)	 15
CR 1 - CR3 (3FF50)	 3
Control Circuit
Filter Inductor	 3
Op Amp	 2
Resistors	 8
Transistor	 2
Capacitors	 5
Total Weight	 80	 grams
TABLE 5-3. WEIGHT COMPARISON
8 CM Ion
Engine
CDVM
Based Design
Screen Supply 378 grams 190 grams`
Main Keeper 151 grams 70 grams
Discharge Supply 329 grams 80 grams
Accel Supply 95 grams 46 grams
Distribution INV 140 grams 130 grams
Line Regulator 230 grams 250 grams
Total 1323 grams 766 grams
Weight Savings of CDVM Based PPU = 557 grams
` Based on CDVM weight, less regulation circuitry.
r
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savings due to the high frequency design, then the overall savings would be
18 to 24 percent, instead of 42 percent..
5, 3 EFFICIENCY COMPARISON
Overall efficiency of the 8 cm ion engine PPU was calculated at nomi-
nal line voltage of 70 V from the block diagram, Figure 5-4. Starting with
the nominal wattage for each of the four outputs, and using efficiency esti-
mates for the various blocks, the input wattage is 135.6 watts, for a
120.25 watts output. 6 The ratio of these values gives an overall efficiency
of 89 percent.
Following the same procedure for the CDVM PPU, shown in a block
diagram, Figure 5-5, the input power calculates to be 139.4 watts for an
overall efficiency of 86 percent. Efficiencies for the various blocks had to
be estimated because data does not exist for the high frequency equivalents
of Figure 5-4. If such estimates are accurate, then the high frequency CDVM
would be 3 percent less efficient; however, before any final decision based on
overall efficiencies is made measurements should be taken on the individual
circuits in Figures 5-4 and 5-5.
ACCEL
28.9W	 1.931N 11- 0.909
SL
	
WPLY	 I.79W
ISCHANG
SUPPLY	 2W
17-0.90
SCREEN
SUPPLY	 SPIN
ss.9W 17- 0.92
211+110+1.79+12.9
17.
13"
	
- 991i
Figure 5-4. Efficiency block diagram of existing
8 cm ion engine PPU.
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	 11-0.94
ate
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SUPPLY
Q.
 
0.90
OISTRISUTION
INVERTER	 µ.9
11-0-90  
/S'S
MAO AMP
MAIN
KEEPE R
IQ- 0.90
COW
ACCEL
2.2	 11 - 0.9
1.7s .12.s . 26 .90
p - -95.2%
1S9A
f
i
i
1200 V OC +
saw
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^r
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s
0.50 ADC
12.6
-200 VDC
1.76W
Figure 5-5. Efficiency block diagram of CDVM PPU.
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6.0 CONCLUSIONS AND RECOMMENDATIONS
Work	 this	 has advanced the•	 performed on	 contract	 state-of-the
art in capacitor-d-J ode voltage multiplier power conversion
equipment operating at higher frequencies than previously em-
ployed.	 In addition, the feasibility of obtaining multiple out-
`` puts from a CDVM, which characteristically is single output,
was adequately demonstrated by tests of a four output bread-( board operating at 80 KHz with a 120 W total power level.
•	 The maturity and flexibility of the technology was adequately
demonstrated by employing a pair of two phase CDVMs, driven
L by the same two phase transistor chopper, and a pair of con-
stant current supplies referenced to the high voltage rather
than ground.
•	 Adequacy of the protective circuit design was demonstrated by
• short circuit tests of each output and interconnection of outputs.
-% •	 Comparison of the technology with an existing power processor
design demonstrated that a considerable weight savings could
be achieved at the possible expense of a minor reduction inL efficiency.
•	 Design and packaging of a multiple output CDVM as a replace-1	 !, ment of an existing system is recommended as a comparison.
` A possible candidate would be a complete high frequency PPU
for the 8 cm ion engine, to determine actual advantages and
disadvantages of this design.
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APPENDIX A
BUCK REGULATOR EFFICIENCY CALCULATIONS
Calculation of the buck regulator efficiencies for both current supplies
is done on a component by component basis, with the equations given below.
Results are tabulated in Table 3-1.
Q 1 Switching:
V. Iin sw
PSW - (tr + tf) faw	 Z
Bridge Rectifier Forward Drop:
•P	 s0P
in - 4) m V VFWD
Q 1
 Forward Drop:
t n
PFWD - VCE(ON) ISW x T
Rectifier Forward Drop:
P(CRS) - VFWD IL T )
A-1
f
:
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APPENDIX B
STATEMENT OF WORK
A description of the five tasks is given, followed by a tabulation of
the Technical Requirements and Specifications for both Type I CDVM Biased
Power Supply and Type II CDVM Biased Power Supply (Multiple Units).
The Contractor shall perform the work set forth below.
TASK I — TYPE I AND II CDVM BIASED POWER SUPPLY DESIGN
The Contractor shall design a low voltage high current-regulated
power supply biased at high ­;v oltage by a capacitor diode voltage multiplier
as shown in Figure 2-1. The CDVM design developed under other NASA con-
tracts shall be evaluated and modified to meet the specifications given in this
appendix under Technical Requirements and Specifications, Type I CDVM
Biased Power Supply. The Type I CDVM biased power supply shall be a
regulated buck boost circuit with pulse width modulation.
The Contractor also shall design multiple biased power supplies,
three (3) operating simultaneously from an input of a capacitor diode voltage
multiplier as shown in Figure 2-2. The performance specifications of the
basic CDVM power supply and the three (3) biased power supplies are given
in this appendix under Technical Requirements and Specifications, Type II
CDVM Biased Power Supply (multiple units). The Contractor shall present
his detailed design for approval to the NASA Project Manager before pro-
ceeding with Task II.
B-1
TASK U — FABRICATION OF TYPE II CDVM BIASED POWER SUPPLY.
The Contractor shall fabricate one breadboard including multiple
biased power supplies according to the design approved under Task IL
These breadboards shall include the basic CDVM, the three biased power
supplies, and all logic and control circuitry to operate the units.
TASK III — EVALUATION OF TYPE II CDVM BIASED POWER SUPPLY
The Contractor shall evaluate the multiple biased supplies fabricated
under Task IL This evaluation shall include the following:
• Overall efficiency of the Type II CDVM biased multiple power
supplies.
• Weight of the CDVM components.
• Weights of the individual buck boost circuit components.
• Voltage output of each of the biased power supplies as a func-
tion of the circuit power output.
•	 Biased supply output voltages, for all three supplies, as a
function of CDVM load at 20 percent to 100 percent CDVM power
output.
TASK IV— POWER PROCESSOR ASSESSMENT
The Contractor shall perform a study to estimate the component
weight, and efficiency of a power processor system to meet the requirements
as detailed in Table 5-1, 8 cm Ion Thruster Power Processor. The power
processor shall incorporate the CDVM and biased supply technology developed
under other NASA contracts.
TASK V —REPORTING REQUIREMENTS
I. Technical, "Mancial, and schedule reporting shall be in accor-
dance with t :e attached Reports of Work clause, which is hereby
made a p4 °t of this contract.
2. The Contractor shall not report data in columns 7b, 9a, and 9b
of NASA Form 533P.
3. The Monthly Contractor Financial Management Performance
Analysis Report (NASA Form 533P), the Monthly Contractor
Financial Management Report (NASA Form 533M), and the
Monthly Technical Progress Narrative reports shall be due in
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the offices of the adressees on or before the fifteenth calendar
day of the month following the month being reported.
4. The number of copies to be submitted for each monthly report
is as follows:
a. Fifteen copies of the Monthly Technical Progress Narrative.
b. Eight copies of the Contractor Financial Management Per-
formance Analysis Report (NASA Form 533P), excluding
columns 7 through 10.
5. The reporting categories to be reported in the Contractor's
monthly reports are as follows:
NASA Form 533P, Monthly Contractor Management Performance
Report, block 11 only
NASA Form 533M, Monthly Contractor Financial Management
Report:
TASK I	 Hours and Dollars	 Type I and Type II Design
TASK II	 Hours and Dollars	 Type II Fabrication
TASK III Hours and Dollars 	 Type II Evaluation
TASK IV Hours and Dollars	 Power Processor Assessment
TASK V	 Hours and Dollars	 Reporting Requirements
Subtotal Hours and Dollars
Fixed Fee Hours and Dollars
Fixed Fee Dollars
Total Resources
	 Hours and Dollars
6. Within twenty working days after completion of the technicalk	
effort, the Contractor shall orally present a summary of the
effort at the NASA Lews Research Center.
TECHNICAL REQUIREMENTS AND SPECIFICATIONS
Type I — CDVM Biased Power Supply
VOLTAGE MULTIPLIER
Input voltage 120 *10 Vd.c
Output voltage 1200 vdc
Output power 80 watts
Voltage regulation 1 percent
Output ripple 1 percent
Operating frequency >50 kHz
i .	 BIASED SUPPLY
Output voltage 38 to 42 Vdc
Maximum output current 0. 65 amp
Maximum output power 25 watts
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Output current regulation	 3 percent
Output current ripple	 1 percent
Operating frequency	 >50 kHz
The biased supply output current shall be controlled to within 20 mA
of any selected current within the output current range of 100 to 650 mA.
Biased supply minimum efficiency
Biased supply maximum weight
Minimum overall efficiency (both
supplies)
Total power output (both supplies)
80 percent
80 gms
88 percent
105 watts
Both supplies shall be current limited and self-protected.
Type II — CDVM Biased Power Supply (Multiple Units)
VOLTAGE MULTIPLIER
Input voltage 120 *10 Vdc
Output voltage 1200 - do
Qatput power 80 watts
Voltage regulation 1 percent
Output ripple 1 percent
Operating frequency >50 kHz
BIASED SUPPLY NO. 1
Output voltage 38 to 42 Vdc
Maximum output current 0. 65 amp
Maximum output power 25 watts
Output current regulation 3 percent
Output current ripple 1 percent
Operating frequency >50 kHz
Minimum efficiency 80 percent
Maximum weight 80 gms
The output current of biased supply No. 1 shall be controlled to
within 20 mA of any selected current within the output current range of
100 to 650 mA.
BIASED SUPPLY NO. 2
Output voltage 10 to 25 Vdc
Maximum output current 0. 5 amp
Maximum output power 12. 5 watts
Output current regulation 3 percent
Output current ripple 1 percent
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Minimum efficiency
	
80 percent
Maximum weight	 80 gms
The output current of biased supply No. 2 shall be controlled to
E s
	
within 15 mA of any selected current within the output current range 100 to
d ^	 500 MA.
,.-a
BIASED SUPPLY NO. 3
Output voltage	 350 ±10 Vdc
Maximum output current
	
0. 005 amp
Maximum output power 	 1. 7 watts
Output voltage regulation	 3 percent
Output voltage ripple 	 1 percent
Operating frequency	 >50 kHz
This supply shall be a separate three-stage voltage multiplier driven
by the same chopper driving the main capacitor diode voltage multiplier speci-
fied above.
Type If CDVM power supply minimum efficiency shall be 90 percent or
better. All supplies shall be current limited and self-protected.
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